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The meeting opened with several statements or questions by 
R. L. Walquist. The question of dual or multiple storage systems versus 
a single storage system was raised. While the multiple selection system 
would necessarily contain more equipment than a single system, the addi-
tional amount is dependent upon the natural breakdown due to the parti-
cular type of storage and the manner in which it is used. No attempt 
was made to determine this amount. It was stated that with multiple stor-
age systems the individual selection systems would be utilized a much 
smaller percentage of the time than with a single selection system, but 
this would be partly offset by increased operating time for the arith-
metic element. 
The question of selection of stored information in steps was 
brought up again. The idea was to select and remove a block of informa-
tion from storage in one operation and then to select and remove single 
words from this block later. While this might speed up operations in a 
slow-access storage system, the objective here was to reduce the amount 
of switching equipment necessary. It was suggested that Walquist and 
Israel work on this and discuss it with Adams and Taylor before presenting 
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the resu l t s to the group. Later in the afternoon tlx'.c was discussed 
in more d e t a i l . With respect to magnetic c r r e s , no simple method of 
reading out blocks was found which did not u t i l i z e more equipment than 
the complete se lec t ion methods o r ig ina l ly proposed for tvo-or th ree -
dimensicnal arrays* 
N. H. Taylor 3aid tha t tho spoed vieualiiier for Whirlwind I I 
was 10-20 U3 for an average order including storage access, or 6-12jis 
without storage access . Multipl ication t inea could be of the order of 
2p.s per d i g i t . I t was msntioned t ha t there were no log ica l reasons why 
the storage accesses had to occur a t times different from those in which 
the operations wore ac tual ly being carr ied out. The p a r t i a l overlap of 
prcgr-r: timing end operation timing as found in Whirlwind I may be ex-
tended so tha t both the order and the word on which to operate ai.'e r e -
moved from storage while the previous order i s being carr ied out . This 
would ef fec t ive ly reduce the time per order by the amount of time neces-
sary to perform the fas te r of these two operations (reading from s to r -
age and carrying out the order) and only in the cm>e of jsg.' s and _££' s 
which take effect would the reading of the contents of the address 
r eg i s t e r have been done in vain. 
D. R. I s r a e l brought up the question of necessary r e l i a b i l i t y 
and attempted to extrapolate the expected time between fa i lures from the 
predicted fa i lu re r a t e s of components. I t was pointed out that t h i s 
did not necessar i ly follow because there was no obvious correla t ion be-
tween the fa i lu re of components and e r ro r s . Components have been removed 
whenever anything pecul ia r i s observed. (Example: s l igh t j i t t e r or d r i f t 
in a c ry s t a l . ) Time i t i s impossible -to determine i f component has ever 
caused en e r ro r , or even i f i t might cause an e r ro r in the future due to 
the reason i t was removed. Three-quarters of the c rys ta l s removed from 
Whirlwind I have been caught in t h i s manner and while some have prob-
ably caused several random e r ro r s , many may not have caused any e r r o r s . 
A sharp d i s t inc t ion must be made betwsen the types of e r rors permissible 
and checking and correc t ing methods for computers performing computa-
t i o n a l problems when the problem can be eas i ly stopped and the trouble 
found and fixed, and a computer operating on a real - t ime problem where 
a continuous output i s necessary. Necessary r e l i a b i l i t y against d i f f e r -
ent types of e r ro r s i s cer ta inly a function of the t ine necessary to 
loca te and correct the trouble causing these e r r o r s . 
N. H. Taylor began an explanation of a magnetic core counter 
but was forced to leave before the explanation was completed. This wi l l 
be completed a t a l a t e r date . He expressed the opinion tha t i t was 
des i rab le to develop some feeling for the basic blocks which could bo 
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formed from cores, mid it was suggested that someone from the group 
working on magnetic cores should discuss possible ways of buildiug 
counters, adders, etc. from cores. 
A brief discussion was held on tha possible operating 
temperatures of magnetic cores. V. N. Papian expressed the belief 
that the possible operating range was quite large. While they wore 
not proof of retention of rectangularity of hysteresis loops, pe?.Tnee-
bility vs. temperature charts were presented. This question appeared 
to be quite important since it would determine the best dissipation 
possible. The problem of heat dissipation is important in determining 
the duty factor possible for the cores. This has been one of the 
limiting factors of the present stepping registers which must dissipate 
about 5 watts at 100 kc. Mr. Papian said he would have experiments 
run on the cores at different temperatures and report the results. 
Mr. Everett then discussed some ideas he had worked on for 
a simplified computer (See Figure 1). Basically the ideas were the use 
of a single register to modify information and specific storage registers 
to hold the information normally stored in flip-flop registers. The 
register which serves as the input to storage and receives the output of 
storage was called the Electronic Register, ER, because it is the only 
register other than the storage selection register, SR, and the control 
switch register which is similar to present registers. Except for its 
ability to shift and add it is similar to the present program register. 
When it is necessary to modify the contents of one of the registers 
such as PC or AC, it is read into ER, modified, and returned to storage. 
Thus in proceeding from one order to the next, the storage register which 
serves as PC would be read into ER, one would be added to ER, and the 
contents of ER read back into storage and into the storage selection regis-
ter. 
Except for limitations of speed, the ideas presented by Everett 
do not require any definite type of storage or storagt3 selection. Because 
magnetic cores in a two-dimensional selection pattern seem to work well 
in conjunction with this scheme, the examples used assume ouch a storage 
system with the selection system making use of the Olsen magnetic gating 
effect. Since this gating effect requires a write after every read to re-
set the switch those writes which are not required in the actual execution 
of the order are marked by an asterisk*. 
Little was said about the control necessary other than it was 
hoped that this could also be formed largely of itagnetic cores and probably 
should consist of a variable length time pulse distributor. It would be 
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simplified by the .large reduction in number of places to which pulsas 
are sent, if for no other reason. Mr. Walquist raised the question of 
using storage to hold parts of control, as veil as arithmetic element 
and other registers. The storage selection register is used for some 
control functions. It is made as a counter and used to count shifting 
pulses and to move storage selection in cyclic patterns as will be seen 
in the multiply order. 
add 
The clear and/order, ca, vill be explained in some detail 
followed by a listing of operations for jjs, cp, and mr. Storage regis-
ters are cleared by reading out and rewriting must take olaco if tho 
contents are not to be destroyed. It is assumed that a convenient method 
exists of reading into and Ottt cf a few specified storage registers such 
as that containing the accumulatcr without disturbing the storage selec-
tion register. If this is not so, then slightly more operations will be 
needed. Storage register 0-0 will be considered the: program counter, 
register 0-1 the accumulator, and 0-2 and 0-5 to 0-3.5 temporary storage 
registers. 
Clear and Add - ̂ a 
1. Read Out C-0 to Eft (?C) 
2. Add one to ER 
3. Rewrite in 0-0 (PC) 
4. Transfer contents of ER to SR 
5. Clear ER and read out of selected register 
6. Rewrite in selected register 
Transfer order section of EK to controx switcc, storage 
address section "co DII 
8. Clear ER end Read out of selected register to ER 
9. Rewrite 
10. Read 0-1, but inhibit reading into ER (clears AC) 
11. Write contents of ER in 0-1 (AC) 
Steps 1 to A perform the task of determining the register 
containing the next order in the sequence and setting up the storage 
selection switch to obtain this order and address. StepB 5-7 obtain 
the order and address and set the control switch to perform the order 
and the storage selection switch to select the proper address. Thus 
* 
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I stepa 1-7 perform the program timing. Steps 8 and 9 obtain the word to 
be placed in AC. Order 10 clears AC by reading it out, but not into ER 
since it is not to be added to the r.umber in ER. This is the only dif-
ference between £a and ad. Order ID. then transfers the word in JiJR Into 
storage register 0-1 which represents the accumulator. The computer is 
now ready tc perform the next order by clearing the storage selection 
switch and beginning with step one again. 
Transfer to Storage - jts_ 
1. Read out 0-0 (PC) to ER 
2. Add one to ER 
3. Rewrite in 0-0 (PC) 
4. Transfer contents of ER to SR 
5. Clear ER and read out of selected register 
6. Rewrite in selected register 
7. Transfer order section of ER to control switch, 
storage address section to SR 
8. Read out 0-1 (AC) to ER 
9. Rewrite 
10. Read out selected register but inhibit read in to ER 
11. Write in selected register. 
Sk 
Operation timing shown below preceded by program timing. 
8. Read out 0-2 (temporary storage) but inhibit 
read in to ER 
9. Write ER in 0-2 
10. Read out 0-1 (AC) to ER 
11. Rewrite 
12. Sense lnioraim*** in ER for negative sign, if negative 
ih«n ouut&SC, rfherwise change back to program timing. 
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13. Bead out 0-2 to ER 
14. Rewrite* (to reset cores iii selection switch) 
15. Read out 0-0 (PC) but inhibit read in to ER 
16. Write ER in 0-0 (PC) 
Steps not shovn to leave previous contents of PC In AR, 
but this presents no difficulty aid indeed does not incroase the num-
ber of transfers to storage. 
mr 
Operation timing shown belov preceded by program timing. 
Ten d i g i t number assumed 
8. Read out selected r eg i s t e r to ER 
9. Rewrite 
10. Clear 0-5 to 0-15 i f necessary. (These r e g i s t e r s nay 
be l e f t c lear a t completion of order and unless poss i -
b i l i t y ex is t tha t they may cor ta in infoimetion fror. 
previous orders do not have to be cleared.) 
11 . Transfer ER in to 0-3 to 0-15 
12. Clear ER 
13. Read out 0-1 to ER (AC containing multiplier.) 
14. Rewrite* 
15. Clear 0-5 i f d ig i t U in ER i r a zero 
16. Rewrite* (must be zero rewrite) 
17. Shif t r ight one 
18. Clear 0-6 i f d i g i t 11 in E.i i s a zero 
repeat through 0-..4 
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45. Clear ER 
46. Read out 0-5 to ER 
47. Rewrite* (could bs i;ero rewrite to leave reg i s t e r s 
clear) 
48. Shift right oao 
49. Road out 0-6 
repeat through 0-13 
73. Road out 0-14 to ER 
74. Rewrite* 
The cyclic par t s such as clearing and reading in to r eg i s t e r s 
0-5 to 0-15, or reading out of progressive reg i s t e r s nay be accomplished 
by a repeating of the time pulses but adding one to the storage selection 
switch at the end of each cycle. 
Four storage operations, a read and a writ.^ are necessary for 
the clear and add order. The storage operations for the other orders 
shown are : t ransfer to storage, 4j conditional program, 6j multiply and 
round off,34 for a ten d ig i t niHLtor or three times the number of d i g i t s 
plus four. 
BEM:eg 
a t t ch : Fig. 1 SA-50500 
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